Design-Reuse4 天
Beyond DDR2 400: Physical Implementation Challenges in Your SoC Design
Traditional physical interface solutions comprised of SSTL_18 I/Os or targeted application-specific DDR2 I/Os, delay lock loops (DLLs), and home grown near-pad logic have provided reliable interface ...